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Abstract—New generation of thin-ﬁlm transistors (TFTs), where
the active material is amorphous oxide, conjugated polymer,
or small molecules, have the advantage of ﬂexibility, high form
factor, and large scale manufacturability through low cost pro-
cessing techniques, e.g., roll-to-roll printing, screen printing.
During high-throughput production using these techniques, the
probability of defects being present increases with the speed of
manufacturing and area of devices. Therefore a high-throughput
and low cost testing technique is absolute essential to maintain
high quality of ﬁnal product. We report a Simultaneous Multiple
Device Testing (SMuDT) approach which is up to 10 times faster
and cost effective than conventional testing methods. The SMuDT
approach was validated using circuit simulation and demonstrated
by testing large scale indium gallium zinc oxide (IGZO) TFTs.
A method to ‘bin’ the tested devices using Figure of Merit was
established.
Index Terms—Circuit simulation, ﬂexible circuits and display,
high-throughput electrical testing, IGZO thin-ﬁlm transistors
(TFTs).
I. INTRODUCTION
P RINTED and ﬂexible thin-ﬁlm transistors (TFTs), and as-sociated integrated circuits (ICs), have the advantage of
being low-cost, light weight, and having a high form factor
[1]. A signiﬁcant number of investigations are ongoing to im-
prove the device performance [2], large-area electronic (LAE)
device manufacturability [3], and subsequent integration into
circuits [3], [4]. One of the promising applications of ﬂexible
logic devices is active control circuitry, where ﬂexible and light-
weight TFT backplanes in combination with ﬂexible organic
light-emitting diodes, sensors, batteries and energy harvesting
units will result in roll-able displays and low-cost, simple con-
sumer electronics integrated into packaging, toys & games, and
anti-counterfeit security labels [5].
The active material in ﬂexible TFTs could consist of thin
ﬁlm a-Si [6], conjugated polymers [7], amorphous oxides
[8] or small-molecules [9], however, irrespective to the
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material system the TFTs need to be manufactured using
high-throughput, large-area, and low cost processing tech-
niques such as roll-to-roll printing, screen printing [10]–[12].
These manufacturing techniques are not as precise as conven-
tional manufacturing process involving complex and expensive
lithography tools. Moreover, the likelihood of defects being
present increases with both the area of a device and the speed
of manufacture, and consequently the in-line testing and repair
of TFTs produced by a high speed and low cost printing process
are absolutely essential to maintain a high quality of product.
Nonetheless, there is relatively little research activity ongoing
to develop the science and technology of in-line testing of such
printed TFT devices in a fast and continuous manufacturing
process. Conventionally this has been achieved in non-printed
silicon electronics by employing probe cards and multiple com-
munication channels. Consequently, the cost of testing consti-
tutes a signiﬁcant part of the manufacturing cost “per transistor”
[13]. With further reduction in cost of manufacturing as a result
of employing printing methods the conventional testing strategy
will not be cost effective ‘per transistor’. Moreover, the speed
of such testing methodology is relatively slow when considered
on a ‘time per unit area’ basis. Therefore it is not compatible for
high-speed testing of low-cost printed TFTs.
In this report we investigate and present a novel Simultaneous
Multiple Device Testing (SMuDT) approach. The key feature of
the SMuDT approach is to use temporary interconnects to join
a large group of devices and fabricate a test circuit, simultane-
ously test the large group of devices in the circuit, establish a
pass/fail criteria, and thereafter destroy the interconnects to sin-
gulate the devices. The ring oscillator (RO) is one of the test
circuits suitable for SMuDT.
RO SMuDT concept was validated by circuit simulation, and
the correlation between the device parameters of component
transistors and the output parameters of the RO was established.
Thereafter RO test circuits were experimentally demonstrated
using indium gallium zinc oxide (IGZO) TFTs. The optimized
RO circuit was applied to test several TFT devices produced on
a 150 mm wafer and further scaled to test several wafers. Fi-
nally, a method to measure the quality of the RO was proposed
to ‘bin’ the constituent devices.
Fig. 1(a) shows the schematic of TFT devices used in our
experiments. They consist of titanium/gold as source and drain
electrode (S/D). A thin ﬁlm of IGZO was coated on top of pat-
terned S/D electrodes, followed by a layer of aluminium oxide
Al O layer as dielectric barrier. The device was completed
by depositing a titanium/gold layer as the gate electrode on top
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Fig. 1. (a) Cross-section schematic of IGZOTFT (b) Typical gate transfer char-
acteristic of IGZO TFT V .
of dielectric barrier. Fig. 1(b) is typical transfer characteristic of
the devices.
II. CIRCUIT SIMULATION OF SMUDT
SMuDT test circuit was simulated in a PSPICE circuit simu-
lator using a simple MOSFET-based model. The electrical cir-
cuit of a non-ideal MOSFET is shown in Fig. 2(a). The contact
resistance for drain, source, and gate electrode are , , and
, respectively, and the parasitic capacitance between gate and
source, gate and drain, and source and drain are , , and
, respectively. The MOSFET model is based on classical
triode equations
and
and
(1)
where is ﬁeld-effect electron mobility, is gate oxide
capacitance, and are the channel width and length respec-
tively, is current through the channel, is the gate voltage,
is the threshold voltage, is source-drain voltage, and
is the when saturates. , , and depend on
the physical property of the active-layer and the geometry of the
TFT (e.g., , and the geometrical overlap between the gate,
the source and the drain electrodes).
MOSFET circuit parameters were extracted from gate
transfer data of TFTs [14]. Total channel resistance
in the linear regime was calculated at three gate volt-
Fig. 2. (a) Circuit diagram of MOSFET. (b) Total resistance of
experimental TFTs as a function of channel length (L). (c) Capacitance per unit
width of experimental TFTs as a function of gate bias voltage. Capacitance was
measured by sorting source and drain electrode.
ages (4 V, 5 V, and 6 V) for three geometrical parameters
( m m and ). were ex-
tracted by linearly extrapolating the correlation in Fig. 2(b) and
equals to 20 k , 13 k , and 10 k at 4 V, 5 V, and 6 V gate bias,
respectively. The channel length correction m is
in similar range to other reported values [14]. Due to symmet-
rical S/D contacts k . Total parasitic capaci-
tance is equal to the capacitance measured at zero
gate bias in Fig. 2(c) Assuming symmetrical overlap between
S/G and D/G, nF/m.
Incorporating contact resistance in (1) gives
(2)
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Fig. 3. Simulated and of 5-stage RO. (a), (b) as function of contact resistance; (c), (d) as function of active-layer mobility and gate oxide capacitance;
and (e), (f) as function of the channel length (L) of a single drive TFT.
TABLE I
PARAMETERS EXTRACTED FROM FIG. 2 USING (1)
V
R
R
C
C
C
where represents the conductivity of the channel and capac-
itance of the gate oxide. The extracted model parameters are
tabulated in Table I.
The transistor model parameters were fed into SPICE to sim-
ulate a ﬁve-stage RO with transistor load and drive. The output
frequency and the amplitude of the oscillation are
plotted in Fig. 3. The absolute and are subjected to the
exact device geometry, processing condition, and the physical
property of the active layer. Henceforth, the aim of the simula-
tion was limited to estimate the correlation between the proper-
ties of the TFT and the operation parameters of the RO, rather
than quantitative values which is out of the scope of this report.
For the purpose of testing, TFTs are most susceptible to abnor-
mality in the material properties of the channel or dielectric, or
variations in the contact resistance. First, the effect of the con-
tact resistance ( and ) was investigated. Figs. 3(a) and
3(b) indicates that both the and are strongly dependent
on the contact resistance. An increase in the contact resistance
results a decrease in and , and consequently a simulta-
neous decrease in and during RO testing indicates a pos-
sible increase in the contact resistance, probably due to abnor-
mality in the metal deposition process.
Frequency is directly proportional, and is inversely pro-
portional to [Fig. 3(c), 3(d), respectively]. depends on
the physical property of the active-layer (for instance mobility,
) and the dielectric layer (for instance capacitance, ).
During the RO test, a decrease in and increase in would
indicate abnormality in the physical property of the active-layer.
The simulation was also used to check the sensitivity of the
RO test. and are sensitive to variations in single TFT in a
group of 10 TFTs [Fig. 3(e) and 3(f)] therefore, in principle, the
RO circuit is sensitive to identify the abnormalities in a single
device out of 10 during testing.
III. EXPERIMENTAL DEMONSTRATION OF SMUDT
The SMuDT approach using the RO circuit was validated
by experimentally fabricating RO circuits. Inverters were con-
nected by temporary metallic tracks. The output of one inverter
was connected to the input of the next to form a long series of
inverters. The feedback loop in the RO was completed by ex-
ternal connection to vary the number of the inverters in it.
Fig. 4(a) shows a schematic to present the design of the RO cir-
cuit used in our experiments. The output characteristics were
measured from the th stage, which acted as a buffer
stage.
Fig. 4(b) compiles the output voltage oscillation proﬁle of ex-
perimental RO when the number of stages were increased
from 3 to 15. decreases with , and in case of ideal RO should
follow a correlation
(3)
where is time delay across a single inverter. In contrast, ex-
perimental ROs consistently demonstrated an inverse power law
correlation with . Time delay for a single inverter
is 45 s. The nonlinearly arises mainly from the parasitic ca-
pacitance or the circuit. Fig. 4(c) Inset plots the correlation be-
tween the and . shows an increase with increasing
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Fig. 4. (a) Schematic of RO. Grey lines represents the temporary interconnect
tracks. The red mark indicates the dicing pattern to singulate devices after test.
(b) Output oscillation proﬁle of RO with increasing the number of stages .
(c) Output frequency as a function of . Inset shows the amplitude of voltage
oscillation.
, reaching a maxima value around and then decreased
with further increase in . Based on the data a 9 stage RO was
selected as suitable circuit in terms ofmaximizing the sensitivity
of the test and number of stages tested in single touch down.
However the optimum number of stages in the RO will depend
on the TFT parameters.
A 9-stage RO conﬁguration was used to test devices across
a 150 mm wafer. The inverters were connected in series using
a temporary track and the feedback loop between ﬁrst inverter
and 9th inverter was completed by an external circuit, and 10th
inverter was used as a buffer device to record the output param-
eters. Fig. 5(a) shows the location across the wafer map where
RO testing was applied. Figs. 5(b) and 5(c) compares the and
of RO test across the wafer. The data indicates a wide
spread in the RO parameters across the wafer, which basically
indicates a variation in the performance of the constituent de-
vices in the RO circuit or a variability in the property of the
material across the wafer. Some ROs performed at
and V indicating exceptional performance of all con-
stituent TFT devices. On the other hand, a few of them are at
with V indicating poor performance of one
or more constituent devices.
Along with and , two more parameters were measured
as shown in Fig. 5(d). First is the Rise Time which is
deﬁned as time required for the voltage swing to rise from 20%
to 80% of , and second is Fall Time , which is deﬁned
as time required for the voltage swing to fall from 80% to 20%
of . Monitoring and analysis of and indicate the
speed of charging and discharging of the device and is important
in case some troubleshooting is needed to point out the nature
of failure. Our data indicates large variation in the and
both, however was observed to be more stable than
, which indicates variability in the capacitance of the tested
circuit.
The SMuDT approach using RO testing was applied on
screening good and bad devices on the wafers. The two sets
of wafers obtained used different process parameters but were
patterned in same structure. Primarily the frequency data was
analysed in Fig. 6(a). ROs in wafer 1 and 2 oscillated with
average mean frequency around 20 kHz, and, ROs in wafer 3
and 4 oscillated with average mean frequency around 10 kHz.
The difference in the oscillation frequency between these two
sets of wafers is due to difference in processing parameters of
the TFTs.
A rapid binary pass-fail criteria was established to quickly
pass or fail the ROs across a wafer. If the tested RO oscillates,
irrespective of the amplitude and frequency of the oscillation,
it is considered pass, otherwise considered fail. The criteria is
based on the assumption that if a RO oscillates, the inverter
satisﬁes basic test criteria of turning ON and then OFF. The
RO data points in each wafer were further analysed and plotted
on a frequency map with spatial co-ordinates. Fig. 6(b) plots
are bar diagrams of RO frequency of a typical test wafer (e.g.,
3), where the X coordinates represent the row, Y coordinates
represent the column of the RO, and the height of bar represent
the magnitude of RO frequency. ROs with no bar represent zero
frequency henceforth a failed RO circuit. The graph shows that
several ROs in rows 35 and 40 do not yield output, indicating
a spatial pattern of failure probably due to process abnormality.
Frequency data in Fig. 6(a) indicates a wide distribution
which could represent a practical scenario in a production
environment. In our measurement, though the majority of the
dataset varies from 12 to 23 kHz, a few ROs yielded lower
than 10 kHz. The low frequency devices (for example, 2.5 and
10 kHz) could be considered to pass, however the quality of
the constituent devices would not be as good as the devices
with frequency higher than 12 kHz. Therefore, in addition to
a binary pass-fail criteria a method is needed to quantify the
quality of ROs.
The quality of a RO can be quantiﬁed using a ﬁgure-of-merit
[15] which is deﬁned as
(4)
where, is ﬁgure-of-merit of tested RO, is frequency,
is amplitude, is drive voltage, and is current
through the RO. As shown in Fig. 7(a), ROs can be graded
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Fig. 5. (a) Wafer map showing the location of test ROs. (b) Frequency, (c) and (d) and of tested RO across the wafer.
Fig. 6. (a) Box plot analysing frequency data points across various wafer samples. The box represent 25, 75 percentile of the datapoints. (b) 3-dimensional bar
graph of frequency with geometrical X-Y coordinates of the ROs across wafer no. 3.
and ‘binned’ based on the value of . In principle, ROs
with higher and binned as higher and constituent
devices can used for high performance application. ROs with
lower and binned as lower and constituent
devices used for low cost low performance application.
In order to further establish the link between with
the failure in the component TFTs we used simulation from
Section II. Fig. 7(b) plots as a function of and . The
correlation indicates that devices with lower could suffer
abnormality either in contact resistance or in the material
property of the active-layer . Further granularity would be
determined by the position of data point in the analysis
chart in Fig. 7(a). With higher , we observed decrease in
and [Fig. 3(a) and 3(b)], which would position the
data point in Q1. With higher , we observe increase in with
decrease in [Fig. 3(c) and 3(d)] which would position
the data point towards Q2. A more detail correlation
can be established between and other TFT parameters,
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Fig. 7. (a) Chart representing a methodology to bin RO based on ﬁgure-of-
merit. (b) as a function of and using simulation from Section II.
depending upon the requirement of manufacturing process and
failure modes. However our initial report suggest that SMuDT
method points towards the origin of failures.
IV. CONCLUSION
We have investigated a new approach of simultaneously
testing multiple devices by connecting groups of devices using
a temporary connection, test the circuit property to pass or
fail the whole group of devices, thereafter singulating them to
isolate the devices. We demonstrated this approach in IGZO
TFTs, but this could be translated to TFTs made from other
materials and also to other category of devices, for example,
solar cells, light-emitting diodes, etc. Circuit simulation re-
vealed that the RO is an appropriate circuit to test TFTs, where
the and is sensitive to changes in contact resistance,
material properties of the channel, and to any abnormality in
single TFTs in a group of 10. The developed testing technique
was applied to test IGZO TFT devices. A 9-stage RO was
selected as the test RO circuit due to maximise the and
, however the optimum number of stages would depend on
the design of transistors and material system. The developed
method was applied to test sample wafers and a binary pass-fail
criteria was established, where if the tested RO oscillates,
irrespective of and is considered pass, otherwise fail. In
addition to simple pass/fail criteria, we also proposed a method
to segregate tested ROs based on their ﬁgure-of-merit. The
value of and its position in analysis chart can be used
to point towards the origin of failure in component devices.
The developed approach provides a cost effective, fast, and
effective method to test large number of devices, irrespective
to material and design, patterned on single substrate in a high
throughput production environment.
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